FSM Re-Engineering for Low Power State Encoding

نویسنده

  • Lin Yuan
چکیده

Finite State Machine (FSM) synthesis traditionally starts with state minimization and state encoding, which provide codes of minimal length to the FSM with minimal number of states. Recently, there have been studies on encoding with nonminimal length and synthesis on non-minimized FSM. In this paper, we propose the framework of FSM re-engineering, which starts with synthesizing the original FSM, followed by re-constructing a functionally equivalent but topologically different FSM, and ends with another round of FSM synthesis on the newly constructed FSM. This gives us a larger solution space that consists of synthesis solutions to any of the functionally equivalent FSMs rather than the original FSM only. Guided by the result of the first round FSM synthesis, the solution space exploration process is rapid and costefficient. This framework enables us to find better synthesis solutions, sometimes even better than the optimal ones in the original FSM. We demonstrate this framework on low power state encoding, where we first use POW3 to assign code to each FSM benchmark, then we re-construct the FSM by introducing new states selectively, the re-constructed FSM is encoded again by POW3. Experiments on MCNC benchmarks show that we are able to reduce the FSM’s switching activity by 6.0% on average. This results in an average 9.4% energy reduction at the cost of 1.3% area increase in SIS simulation, which is better than other non-minimal length low power encoding techniques on comparable cases. More interestingly, when we obtain the optimal coding via an integer linear programming formulation on small size benchmarks, we find that POW3-encoded original FSMs are 27.0% worse than the optimal, but this number drops to 10.1% when we apply POW3 to the re-engineered FSMs.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

FSM Decomposition for Low Power in FPGA

In this paper, the realization of low power finite state machines (FSMs) on FPGAs using decomposition techniques is addressed. The original FSM is divided into two submachines using a probabilistic criterion. Only one submachine is active at a time, meanwhile the other is disabled to save power. Different deactivation alternatives and state encoding have been studied. For each option, actual me...

متن کامل

Low power finite state machine synthesis using power-gating

Power-gating turns off the power supply of a portion of the circuit completely, resulting in total elimination of power consumption for that part. However, it also necessitates that the sub-circuit to be activated should be charged for some time before its activation. This critical issue can influence the decomposition of a finite state machine (FSM) for its power gated implementation. In this ...

متن کامل

Low Power FSM Design using Hu man-Style Encoding

This paper presents a novel approach to synthesize low power FSMs using non-uniform code length. Switching activity is reduced by decreasing the expected number of state bits switched less than dlog jSje. The state set S of the FSM is decomposed into two sets based on the limit state probabilities. The state set with very high probability is encoded with less than dlog jSje bits. The other stat...

متن کامل

Profiling-based State Assignment for Low Power Dissipation

In this paper we address the problem of state assignment for Finite State Machines (FSMs). We target the reduction of power dissipation in FSM circuits by minimizing the switching activity in the state register. We introduce a novel state assignment method that utilizes dynamic loop information extracted from FSM profiling data. We propose three different loop-based state assignment algorithms:...

متن کامل

Power Aware Synthesis of Power Gated FSM

Power gating is often used to reduce power of a system which is in the form of a finite state machine (FSM). Power gating can be applied to turn OFF the inactive sub-machine which is obtained after partitioning the FSM by gating the supply voltage. Adjustment of supply voltage of one submachine for ON to OFF or OFF to ON state needs time, called wakeup time which affects the partitioning of FSM...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2004